Generic linear RC delay modeling for digital CMOS circuits
- 1 April 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 9 (4) , 367-376
- https://doi.org/10.1109/43.45868
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- On network partitioning algorithm of large-scale CMOS circuitsIEEE Transactions on Circuits and Systems, 1989
- Piecewise-linear timing delay modeling for digital CMOS circuitsIEEE Transactions on Circuits and Systems, 1988
- A New Approach to Hierarchical and Statistical Timing SimulationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Canonical piecewise-linear modelingIEEE Transactions on Circuits and Systems, 1986
- A Switch-Level Timing Verifier for Digital MOS VLSIIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- A Switch-Level Model and Simulator for MOS Digital SystemsIEEE Transactions on Computers, 1984
- Signal Delay in RC Tree NetworksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- Timing Analysis for nMOS VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- MOTIS-An MOS timing simulatorIEEE Transactions on Circuits and Systems, 1975
- The Transient Response of Damped Linear Networks with Particular Regard to Wideband AmplifiersJournal of Applied Physics, 1948