The evolution of monolithic and polylithic interconnect technology
- 25 June 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- Opportunities for reduced power dissipation using three-dimensional integrationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A three-dimensional stochastic wire-length distribution for variable separation of strataPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Interconnect limits on gigascale integration (GSI) in the 21st centuryProceedings of the IEEE, 2001
- Prediction of net-length distribution for global interconnects in a heterogeneous system-on-a-chipIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
- Silicon microphotonicsApplied Surface Science, 2000
- Rationale and challenges for optical interconnects to electronic chipsProceedings of the IEEE, 2000
- A stochastic wire-length distribution for gigascale integration (GSI). I. Derivation and validationIEEE Transactions on Electron Devices, 1998
- A stochastic wire-length distribution for gigascale integration (GSI). II. Applications to clock frequency, power dissipation, and chip size estimationIEEE Transactions on Electron Devices, 1998
- Low power microelectronics: retrospect and prospectProceedings of the IEEE, 1995
- Optimal interconnection circuits for VLSIIEEE Transactions on Electron Devices, 1985