Measurements and analysis of SER-tolerant latch in a 90-nm dual-V/sub T/ CMOS process
- 30 August 2004
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 39 (9) , 1536-1543
- https://doi.org/10.1109/jssc.2004.831449
Abstract
We designed a soft error rate (SER) tolerant latch utilizing local redundancy. We implemented a test chip containing both the standard and SER-tolerant latches in a 90-nm dual-V/sub T/ CMOS process. Accelerated measurements with a neutron beam at Los Alamos National Laboratory demonstrated 10/spl times/ better reliability of the SER-tolerant latch over the standard latch at no speed degradation. The worst case energy and area penalties were 39% and 44%, respectively. Both the energy and area penalties are negligible for standard-latch transistor sizes at least double the minimum width. We analyzed the effects of the recovery time, threshold voltage assignment, and leakage on the SER robustness. The proposed latch can improve reliability of critical sequential logic elements in microprocessors and other circuits.Keywords
This publication has 8 references indexed in Scilit:
- Selective node engineering for chip-level soft error rate improvement [in CMOS]Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Scaling trends of cosmic ray induced soft errors in static latches beyond 0.18 μPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Soft errors in advanced semiconductor devices-part I: the three radiation sourcesIEEE Transactions on Device and Materials Reliability, 2001
- Impact of CMOS technology scaling on the atmospheric neutron soft error rateIEEE Transactions on Nuclear Science, 2000
- Measurement and analysis of neutron-induced soft errors in sub-half-micron CMOS circuitsIEEE Transactions on Electron Devices, 1998
- Upset hardened memory design for submicron CMOS technologyIEEE Transactions on Nuclear Science, 1996
- Terrestrial cosmic raysIBM Journal of Research and Development, 1996
- A radiation-hardened 16/32-bit microprocessorIEEE Transactions on Nuclear Science, 1989