Strained-SOI n-Channel Transistor With Silicon–Carbon Source/Drain Regions for Carrier Transport Enhancement
- 28 August 2006
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 27 (9) , 778-780
- https://doi.org/10.1109/LED.2006.881083
Abstract
A novel 80 nm gate length strained-Si n-channel transistor structure with lattice-mismatched source and drain (S/D) formed on thin-body silicon-on-insulator substrate is reported. The strained transistor features silicon-carbon (Si1-yCy) S/D regions, which are pseudomorphically grown by selective epitaxy. The incorporated carbon mole fraction y is 0.01. The lattice mismatch between Si0.99C0.01 and Si results in lateral tensile strain and vertical compressive strain in the Si channel region, both contributing to substantial electron mobility enhancement. The implementation of the Si0.99C0.01 stressors provides a substantial drive current IDsat enhancement of 11% over a control transistor at a gate length of 80 nm and a width of ~1.1 mum, while the enhancement for the linear drive current IDlin is approximately two times larger. Pulse measurements were also performed to correct for self-heating effectsKeywords
This publication has 8 references indexed in Scilit:
- Enhancing CMOS Transistor Performance Using Lattice-Mismatched Materials in Source/Drain RegionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Lattice strain analysis of transistor structures with silicon–germanium and silicon–carbon source∕drain stressorsApplied Physics Letters, 2005
- A 90-nm logic technology featuring strained-siliconIEEE Transactions on Electron Devices, 2004
- Process-strained Si (PSS) CMOS technology featuring 3D strain engineeringPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Strained silicon MOSFET technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Characteristics and device design of sub-100 nm strained Si N- and PMOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Mechanical stress effect of etch-stop nitride and its impact on deep submicron transistor designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On the mobility versus drain current relation for a nanoscale MOSFETIEEE Electron Device Letters, 2001