Mixed-level sequential test generation using a nine-valued relaxation algorithm

This publication has 10 references indexed in Scilit:

• Test generation for highly sequential circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Test generation for sequential circuits using individual initial value propagation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• High level test generation using data flow descriptions
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Test pattern generation for sequential MOS circuits by symbolic fault simulation
  Published by Association for Computing Machinery (ACM) ,1989
• An Effective Test Generation System for Sequential Circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1986
• Transistor-level test generation for physical failures in CMOS circuits
  Published by Association for Computing Machinery (ACM) ,1986
• Test Generation for MOS Circuits Using D-Algorithm
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1983
• Controllability/observability analysis of digital circuits
  IEEE Transactions on Circuits and Systems, 1979
• EBT: A Comprehensive Test Generation Technique for Highly Sequential Circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1978
• A Nine-Valued Circuit Model for Test Generation
  IEEE Transactions on Computers, 1976