A 1-Mbit BiCMOS DRAM using temperature-compensation circuit techniques
- 1 June 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 24 (3) , 597-602
- https://doi.org/10.1109/4.32013
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- An experimental 1-Mbit BiCMOS DRAMIEEE Journal of Solid-State Circuits, 1987
- Performance and hot-carrier effects of small CRYO-CMOS devicesIEEE Transactions on Electron Devices, 1987
- 13-ns, 500-mW, 64-kbit ECL RAM using Hi-BiCMOS technologyIEEE Journal of Solid-State Circuits, 1986
- An experimental 4Mb CMOS DRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- Bipolar CMOS merged structure for high speed M bit DRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- An experimental 1Mb DRAM with on-chip voltage limiterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Performance and structures of scaled-down bipolar devices merged with CMOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Submicron VLSI memory circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- New developments in IC voltage regulatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1970