Design for reliability, testability and manufacturability of memory chips

This publication has 22 references indexed in Scilit:

• The nature of defect size distributions in semiconductor processes
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A variable-stress shallow trench isolation (STL) technology with diffused sidewall doping for submicron CMOS
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Defect size distribution in VLSI chips
  IEEE Transactions on Semiconductor Manufacturing, 1991
• A high performance 16-Mb DRAM technology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1990
• Yield modeling from SRAM failure analysis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1990
• Fact and fiction in yield modeling
  Microelectronics Journal, 1989
• Analysis and reduction of sense-amplifier offset
  IEEE Journal of Solid-State Circuits, 1989
• Optimized sensing scheme of DRAMs
  IEEE Journal of Solid-State Circuits, 1989
• Critical area and critical levels calculation in IC yield modeling
  IEEE Transactions on Electron Devices, 1988
• Integrated circuit yield statistics
  Proceedings of the IEEE, 1983