Sub-50 nm P-channel FinFET
Top Cited Papers
- 1 May 2001
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 48 (5) , 880-886
- https://doi.org/10.1109/16.918235
Abstract
High-performance PMOSFETs with sub-50-nm gate-length are reported. A self-aligned double-gate MOSFET structure (FinFET) is used to suppress the short-channel effects. This vertical double-gate SOI MOSFET features: 1) a transistor channel which is formed on the vertical surfaces of an ultrathin Si fin and controlled by gate electrodes formed on both sides of the fin; 2) two gates which are self-aligned to each other and to the source/drain (S/D) regions; 3) raised S/D regions; and 4) a short (50 nm) Si fin to maintain quasi-planar topology for ease of fabrication. The 45-nm gate-length p-channel FinFET showed an I/sub dsat/ of 820 /spl mu/A//spl mu/m at V/sub ds/=V/sub gs/=1.2 V and T/sub ox/=2.5 mm. Devices showed good performance down to a gate-length of 18 nm. Excellent short-channel behavior was observed. The fin thickness (corresponding to twice the body thickness) is found to be critical for suppressing the short-channel effects. Simulations indicate that the FinFET structure can work down to 10 nm gate length. Thus, the FinFET is a very promising structure for scaling CMOS beyond 50 nm.Keywords
This publication has 9 references indexed in Scilit:
- The Vertical Replacement-Gate (VRG) MOSFET: a 50-nm vertical MOSFET with lithography-independent gate lengthPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A folded-channel MOSFET for deep-sub-tenth micron eraPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Self-aligned (top and bottom) double-gate MOSFET with a 25 nm thick silicon channelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- FinFET-a self-aligned double-gate MOSFET scalable to 20 nmIEEE Transactions on Electron Devices, 2000
- Semiconductor thickness effects in the double-gate SOI MOSFETIEEE Transactions on Electron Devices, 1998
- Boron diffusion across silicon–silicon germanium boundariesJournal of Applied Physics, 1998
- Boron‐Doped Polycrystalline Si x Ge1 − x Films: Dopant Activation and Solid SolubilityJournal of the Electrochemical Society, 1997
- Work function of boron-doped polycrystalline Si/sub x/Ge/sub 1-x/ filmsIEEE Electron Device Letters, 1997
- A comparative study of advanced MOSFET conceptsIEEE Transactions on Electron Devices, 1996