Requirements for ultra-thin-film devices and new materials for the CMOS roadmap

This publication has 21 references indexed in Scilit:

• Experimental study on carrier transport mechanism in ultrathin-body SOI nand p-MOSFETs with SOI thickness less than 5 nm
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• UX6-100 nm generation CMOS integration technology with Cu/low-k interconnect
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Integration of high-performance, low-leakage and mixed signal features into a 100 nm CMOS technology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A 100 nm CMOS technology with "sidewall-notched" 40 nm transistors and SiC-capped Cu/VLK interconnects for high performance microprocessor applications
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• 0.65 V device design with high-performance and high-density 100 nm CMOS technology for low operation power application
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A 100 nm copper/low-k bulk CMOS technology with multi Vt and multi gate oxide integrated transistors for low standby power, high performance and RF/analog system on chip applications
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A new analog/digital CAD model for sub-halfmicron MOSFETs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• An enhanced 130 nm generation logic technology featuring 60 nm transistors optimized for high performance and low power at 0.7 - 1.4 V
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Heading for decananometer CMOS - Is navigation among icebergs still a viable strategy?
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2000
• The impact of device scaling and power supply change on CMOS gate performance
  IEEE Electron Device Letters, 1996