Feasibility of Large Area Integrated Circuits

This publication has 10 references indexed in Scilit:

• Modeling the critical area in yield forecasts
  IEEE Journal of Solid-State Circuits, 1985
• Modeling of Lithography Related Yield Losses for CAD of VLSI Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
• A Wafer-Scale Digital Integrator Using Restructurable VSLI
  IEEE Journal of Solid-State Circuits, 1985
• Modeling of Integrated Circuit Defect Sensitivities
  IBM Journal of Research and Development, 1983
• Yield estimation model for VLSI artwork evaluation
  Electronics Letters, 1983
• On a composite model to the IC yield problem
  IEEE Journal of Solid-State Circuits, 1975
• Applying a composite model to the IC yield problem
  IEEE Journal of Solid-State Circuits, 1974
• Yield analysis of large integrated-circuit chips
  IEEE Journal of Solid-State Circuits, 1972
• Analysis on yield of integrated circuits and a new expression for the yield
  Electrical Engineering in Japan, 1972
• Cost-size optima of monolithic integrated circuits
  Proceedings of the IEEE, 1964