L/sup 2/RFM-local layout realistic faults mapping scheme for analogue integrated circuits
- 23 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 475-478
- https://doi.org/10.1109/cicc.1996.510600
Abstract
A new fault modelling scheme for analogue ICs called Local Layout Realistic Fault Mapping is introduced. It is aimed at realistic fault assumptions prior to the final layout. Defects are assumed and their electrical failure modes are evaluated. It turned out that some faults at schematic level are unrealistic, new types of fault emerge and the distribution of faults changes. For a CMOS operational amplifier the number of faults dropped from 45 to 27.Keywords
This publication has 8 references indexed in Scilit:
- Automatic fault extraction and simulation of layout realistic faults for integrated analogue circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Physically realistic fault models for analog CMOS neural networksIEEE Journal of Solid-State Circuits, 1991
- Detection of catastrophic faults in analog integrated circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Fault diagnosis of analog circuitsProceedings of the IEEE, 1985
- Inductive Fault Analysis of MOS Integrated CircuitsIEEE Design & Test of Computers, 1985
- Integrated circuit yield statisticsProceedings of the IEEE, 1983
- Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their TestabilityIEEE Transactions on Computers, 1980
- Automatic test generation techniques for analog circuits and systems: A reviewIEEE Transactions on Circuits and Systems, 1979