A 0.14pJ/b Inductive-Coupling Inter-Chip Data Transceiver with Digitally-Controlled Precise Pulse Shaping
- 1 February 2007
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 01936530,p. 358-608
- https://doi.org/10.1109/isscc.2007.373442
Abstract
A transceiver for inductive-coupling is realized. By using a pulse-shaping circuit, the transmitter energy is 0.11pj/b. Due to device scaling from 180nm CMOS to 90nm CMOS, the receiver energy is 0.03pJ/b. The overall energy dissipation is 20times lower than previous work, without degrading the data rate of 1Gb/s.Keywords
This publication has 15 references indexed in Scilit:
- A 1 Tb/s 3 W Inductive-Coupling Transceiver for 3D-Stacked Inter-Chip Clock and Data LinkIEEE Journal of Solid-State Circuits, 2006
- In-Situ Measurement of Supply-Noise Maps with Millivolt Accuracy and Nanosecond-Order Time ResolutionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- System-in-silicon architecture and its application to H.264/AVC motion estimation for 1080HDTVPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- A 62Gb/s backplane interconnect ASIC based on 3.1Gb/s serial-link technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- 110 GB/s simultaneous bi-directional transceiver logic synchronized with a system clockPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 5 Gb/s 8×8 ATM switch element CMOS LSI supporting five quality-of-service classes with 200 MHz LVDS interfacePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 40 Gb/s 8×8 ATM switch LSI using 0.25 μm CMOS/SIMOXPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 28.5 GB/s CMOS non-blocking router for terabit/s connectivity between multiple processors and peripheral I/O nodesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 2 Gb/s 21 CH low-latency transceiver circuit for inter-processor communicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 20 Gb/s CMOS multi-channel transmitter and receiver chip set for ultra-high resolution digital displayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002