Computer-aided performance assessment of fully depleted SOI CMOS VLSI circuits
- 1 March 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 40 (3) , 598-604
- https://doi.org/10.1109/16.199366
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- Half-micron CMOS on ultra-thin silicon on insulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Premature breakdown in non-fully depleted SOI/MOSFETs with body-tied-to-source structurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Floating-body problems and benefits in fully depleted SOI CMOS VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Non-local impact ionization in silicon devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Salicided source/drain considerations on UTF SIMOXPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Suppression of latch in SOI MOSFETs by silicidation of sourceElectronics Letters, 1991
- Short-channel effects in SOI MOSFETsIEEE Transactions on Electron Devices, 1989
- A physical short-channel model for the thin-film SOI MOSFET applicable to device and circuit CADIEEE Transactions on Electron Devices, 1988
- Avalanche-induced drain-source breakdown in silicon-on-insulator n-MOSFETsIEEE Transactions on Electron Devices, 1988
- Threshold voltage of thin-film Silicon-on-insulator (SOI) MOSFET'sIEEE Transactions on Electron Devices, 1983