Minimizing the required memory bandwidth in VLSI system realizations
- 1 December 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 7 (4) , 433-441
- https://doi.org/10.1109/92.805750
Abstract
In this paper, we present the problem of storage bandwidth optimization (SBO) in VLSI system realizations. Our goal is to minimize the required memory bandwidth within the given cycle budget by adding ordering constraints to the flow graph. This allows the subsequent memory allocation and assignment tasks to come up with a cheaper memory architecture with less memories and memory ports. The importance and the effect of SBO is shown on realistic examples both in the video and asynchronous transfer-mode (ATM) domains. We show that it is important to take into account which data is being accessed in parallel, instead of only considering the number of simultaneous memory accesses. Our problem formulation leads to the optimization of a conflict (hyper) graph. For the target domain of ATM, only flat graphs without loops have to be treated. For this subproblem, a prototype tool has been implemented to demonstrate the feasibility of automating this important system design step.Keywords
This publication has 14 references indexed in Scilit:
- Dataflow-driven Memory Allocation For Multi-dimensional Signal Processing SystemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Allocation of multiport memories for hierarchical data streamsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An algorithm for array variable clusteringPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Background memory management for dynamic data structure intensive processing systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Push-up scheduling: optimal polynomial-time resource constrained scheduling for multi-dimensional applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Improved force-directed scheduling in high-throughput digital signal processingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
- Portable video-on-demand in wireless communicationProceedings of the IEEE, 1995
- Data path synthesisIntegration, 1994
- Register allocation with instruction schedulingACM SIGPLAN Notices, 1993
- An area model for on-chip memories and its applicationIEEE Journal of Solid-State Circuits, 1991