Impact of interface nature on deep sub-micron Al-plug resistance
- 1 November 2001
- journal article
- Published by Elsevier in Microelectronics Reliability
- Vol. 41 (11) , 1889-1896
- https://doi.org/10.1016/s0026-2714(01)00090-7
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Cleans for Al vias in a 0.175 μm dual damascene processPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A novel low temperature CVD/PVD Al filling process for producing highly reliable 0.175 μm wiring/0.35 μm pitch dual damascene interconnections in gigabit scale DRAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low resistance dual damascene process by new Al reflow using Nb linerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Two-step planarized Al-Cu PVD process using long throw sputtering technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Aluminum dual damascene interconnects with low-κ intra/inter-level dielectric for reduced capacitance and low costPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A novel 0.25 μm via plug process using low temperature CVD Al/TiNPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Understanding of Via‐Etch‐Induced Polymer Formation and Its RemovalJournal of the Electrochemical Society, 1997
- Direct analysis of contamination in submicron contact holes by thermal desorption spectroscopyJournal of Vacuum Science & Technology A, 1995
- Contact Failures due to Polymer Films Formed during Via-Hole EtchingJapanese Journal of Applied Physics, 1990