High-speed, low-voltage design for high-performance static RAMs
- 31 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 292-296
- https://doi.org/10.1109/vtsa.1993.263665
Abstract
No abstract availableThis publication has 18 references indexed in Scilit:
- A 30ns 256K full CMOS SRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A 13ns/500mW 64Kb ECL RAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A 9 ns 4 Mb BiCMOS SRAM with 3.3 V operationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 9 ns 16 Mb CMOS SRAM with offset reduced current sense amplifierPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- A 7-ns 140-mW 1-Mb CMOS SRAM with current sense amplifierIEEE Journal of Solid-State Circuits, 1992
- A 1.7-V adjustable I/O interface for low-voltage fast SRAMsIEEE Journal of Solid-State Circuits, 1992
- A 3.5-ns, 500-mW, 16-kbit BiCMOS ECL RAMIEEE Journal of Solid-State Circuits, 1989
- CMOS subnanosecond true-ECL output bufferPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- A 7ns/350mW 64K ECL compatible RAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- An ECL compatible 4K CMOS RAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982