A unifying methodology for intellectual property and custom logic testing

This publication has 12 references indexed in Scilit:

• Hard mask fabrication for magnetic random access memory elements using focused ion beam assisted selective chemical vapor deposition
  Journal of Applied Physics, 2003
• An economical scan design for sequential logic test generation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Synthesis of sequential circuits for easy testability through performance-oriented parallel partial scan
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Sequential test generation in massive observability environments
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• On path delay testing in a standard scan environment
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• The Economics of Scan-Path Design for Testability
  Published by Springer Nature ,1994
• The Boundary-Scan Handbook
  Published by Springer Nature ,1992
• ATPG based on a novel grid-addressable latch element
  Published by Association for Computing Machinery (ACM) ,1991
• Robust delay-fault test generation and synthesis for testability under a standard scan design methodology
  Published by Association for Computing Machinery (ACM) ,1991
• CrossCheck: a cell based VLSI testability solution
  Published by Association for Computing Machinery (ACM) ,1989