GENERATION OF VECTOR PATTTERNS THROUGH RESEEDING OF MUETIPLE-POLYNOMIAL LINEAR FEEDBACK SHIFT REGIST
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10893539,p. 120-129
- https://doi.org/10.1109/test.1992.527812
Abstract
In this paper we perform a comparative anal- ysis of the encoding efficiency of BIST schemes based on reseeding of single polynomial LFSR's as well as LFSR's with fully programmable polynomials. Full programma- bility gives much better encoding efficiency. For a test- cube with s carebits we need only s+4 bits in contrast to s+19 bits for reseeding of single polynomials, but since it involves solving systems of nonlinear equations it is not applicable to realistic cases. We propose a new BIST scheme where the generator can operate according to a number of primitive polynomials. The testcubes are en- coded as the polynomial identifier and a seed. We present models of the encoding efficiency of this scheme and de- monstrate, both theoretically and through extensive simu- lations, that such a scheme with 16 polynomials ap- proaches the efficiency of the scheme based on full poly- nomial programmability, essentially preserving the com- putational simplicity of single reseeding.Keywords
This publication has 10 references indexed in Scilit:
- Test set embedding in a built-in self-test environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Hardware-based weighted random pattern generation for boundary scanPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Multiple distributions for biased random test patternsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The pseudoexhaustive test of sequential circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Design considerations for Parallel pseudoRandom Pattern GeneratorsJournal of Electronic Testing, 1990
- Linear Dependencies in Linear Feedback Shift RegistersIEEE Transactions on Computers, 1986
- Logic Test Pattern Generation Using Linear CodesIEEE Transactions on Computers, 1984
- Exhaustive Generation of Bit Patterns with Applications to VLSI Self-TestingIEEE Transactions on Computers, 1983
- Design for autonomous testIEEE Transactions on Circuits and Systems, 1981
- Shift-register synthesis and BCH decodingIEEE Transactions on Information Theory, 1969