A CMOS circuit technique for high-speed RAMs

This publication has 6 references indexed in Scilit:

• CMOS circuit speed optimization based on switch level simulation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A high-speed clamped bit-line current-mode sense amplifier
  IEEE Journal of Solid-State Circuits, 1991
• A 2-ns cycle, 3.8-ns access 512-kb CMOS ECL SRAM with a fully pipelined architecture
  IEEE Journal of Solid-State Circuits, 1991
• A unified single-phase clocking scheme for VLSI systems
  IEEE Journal of Solid-State Circuits, 1990
• High-speed CMOS circuit technique
  IEEE Journal of Solid-State Circuits, 1989
• A Workstation-Based Mixed Mode Circuit Simulator
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1986