A 62.5-250 MHz multi-phase delay-locked loop using a replica delay line with triply controlled delay cells

This publication has 6 references indexed in Scilit:

• Clock dithering for electromagnetic compliance using spread spectrum phase modulation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A portable digital DLL architecture for CMOS interface circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 960-Mb/s/pin interface for skew-tolerant bus using low jitter PLL
  IEEE Journal of Solid-State Circuits, 1997
• A semidigital dual delay-locked loop
  IEEE Journal of Solid-State Circuits, 1997
• A 250-622 MHz deskew and jitter-suppressed clock buffer using two-loop architecture
  IEEE Journal of Solid-State Circuits, 1996
• Multifrequency zero-jitter delay-locked loop
  IEEE Journal of Solid-State Circuits, 1994