Test synthesis in the behavioral domain
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 693-702
- https://doi.org/10.1109/test.1995.529899
Abstract
A method for test synthesis in the behavioral domain is described. The approach is based on the addition of test behavior, which is the behavior of the design in test mode. The normal-mode design behavior and test-mode test behavior are combined and synthesized together to produce a testable design with inserted BIST structures. Derivation of an appropriate test behavior uses analysis based on metrics that quantify the testability of signals embedded within behaviors. The synthesized circuit is tested using a behavioral test scheme which allows the test controller to be easily embedded within the system controller, and the entire datapath and controller to be easily tested together. Results show that when the testability insertion procedure is used to modify a behavior before synthesis, the resulting synthesized physical implementation is indeed more easily tested than an implementation synthesized directly from the original behavior.Keywords
This publication has 15 references indexed in Scilit:
- An easily computed functional level testability measurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- SYNTEST: an environment for system-level design for testPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A new high level testability measure: description and evaluationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Transforming behavioral specifications to facilitate synthesis of testable designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Behavioral synthesis for hierarchical testability of controller/data path circuits with conditional branchesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Testability analysis and insertion for RTL circuits based on pseudorandom BISTPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Testability metrics for synthesis of self-testable designs and effective test plansPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Behavioral synthesis of highly testable data paths under the non-scan and partial scan environmentsPublished by Association for Computing Machinery (ACM) ,1993
- High — Level SynthesisPublished by Springer Nature ,1992
- An instruction sequence assembling methodology for testing microprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992