A new high level testability measure: description and evaluation
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- A Hierarchical Test Generation Using High Level primitivesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- An approach to functional level testability analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An easily computed functional level testability measurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Hierarchical test generation using precomputed testsd for modulesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Automatic partitioning for deterministic testPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- High level test generation using data flow descriptionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Test generation for data-path logic: the F-path methodIEEE Journal of Solid-State Circuits, 1988
- Functional Testing of MicroprocessorsIEEE Transactions on Computers, 1984
- CATA: A Computer-Aided Test Analysis SystemIEEE Design & Test of Computers, 1984
- Erratum: CAMELOT: a computer-aided measure for logic testabilityIEE Proceedings E Computers and Digital Techniques, 1981