MULTIPLE-FAULT SIMULATION AND COVERAGE OF DETERMINISTIC SINGLE-FAULT TEST SETS

This publication has 16 references indexed in Scilit:

• Multiple fault analysis using a fault dropping technique
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• HITEC: a test generation package for sequential circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A fault analysis method for synchronous sequential circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Symbolic simulation-techniques and applications
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Efficient implementation of a BDD package
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Shared binary decision diagram with attributed edges for efficient Boolean function manipulation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Test pattern generation for sequential MOS circuits by symbolic fault simulation
  Published by Association for Computing Machinery (ACM) ,1989
• Multiple fault detection using single fault test sets
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• Detection of Multiple Faults in Combinational Logic Networks
  IEEE Transactions on Computers, 1972