Introduction of permissible bridges with application to logic optimization after technology mapping
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper introduces the concept of a permissible bridge and a permissible bridge pair. A bridge is a logic node with two inputs and one output. A bridge or a bridge pair are called permissible if they can be inserted into a Boolean network without changing its behavior at primary outputs. There are a total of 255 types of bridges that can be considered between any pair of wires in the network. We discuss a subset of such bridges and present three theorems related to permissible bridges for pairwise detectability, distinguishability and conditional equivalence. Experimental results show that relatively many bridges are permissible in each circuit. In this paper, we exploit the conditional equivalence of wire pairs and show that even after technology mapping, we can significantly reduce the active area as well as the wiring of many designs Author(s) Rohfleisch, B. Inst. of Electron. Design Autom., Tech. Univ. Munchen, Germany Brglez, F.Keywords
This publication has 10 references indexed in Scilit:
- Automatic Pattern Generation for Diagnosis of Wiring Interconnect FaultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Multi-level logic optimization using binary decision diagramsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Multi-level logic optimization by redundancy addition and removalPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Don't care minimization of multi-level sequential logic networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Don't care set specifications in combinational and synchronous logic circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Circuit partitioning for logic synthesisIEEE Journal of Solid-State Circuits, 1991
- Improved deterministic test pattern generation with applications to redundancy identificationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- The transduction method-design of logic networks based on permissible functionsIEEE Transactions on Computers, 1989
- Multi-level logic minimization using implicit don't caresIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Accelerated Fault Simulation and Fault Grading in Combinational CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987