Automatic Pattern Generation for Diagnosis of Wiring Interconnect Faults

This publication has 8 references indexed in Scilit:

• Testing of glue logic interconnects using boundary scan architecture
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A unified theory for designing optimal test generation and diagnosis algorithms for board interconnects
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A new framework for analyzing test generation and diagnosis algorithms for wiring interconnects
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Testing and diagnosis of interconnects using boundary scan architecture
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Diagnosis for wiring interconnects
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A framework and method for hierarchical test generation
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
• Accelerated Fault Simulation and Fault Grading in Combinational Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Diagnosis & Reliable Design of Digital Systems
  Published by Springer Nature ,1976