Design aspects of a microprocessor data cache using 3D die interconnect technology
- 1 January 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 23813555,p. 15-18
- https://doi.org/10.1109/icicdt.2005.1502578
Abstract
This paper explores an implementation of a new technology called 3D die stacking. 3D die stacking is the bonding of two die either face-to-face or face-to-back in order to construct a 3D structure. In this work a face-to-face bonding is utilized because it yields a higher density die-to-die interconnect than is possible with face-to-back. With sufficiently dense die-to-die interconnect, devices as complex as an iA32 microprocessor can be repartitioned or split between two die in order to simultaneously improve performance and power. The 3D structure of this emerging technology is examined and applied in this paper to a conventional 2D 32KB data cache. In this study, it is shown that a 3D implementation can potentially improve the silicon area, complexity, performance and power of a 2D circuit simultaneously.Keywords
This publication has 6 references indexed in Scilit:
- Wafer-level 3D manufacturing issues for streaming video processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Opportunities for reduced power dissipation using three-dimensional integrationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- 3D direct vertical interconnect microprocessors test vehiclePublished by Association for Computing Machinery (ACM) ,2003
- Comparison of key performance metrics in two- and three-dimensional integrated circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Interconnect characteristics of 2.5-D system integration schemePublished by Association for Computing Machinery (ACM) ,2001
- System-level performance evaluation of three-dimensional integrated circuitsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000