Electrical characterization and modeling of simultaneous switching noise for leadframe packages
- 19 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 857-864
- https://doi.org/10.1109/ectc.1995.517788
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Considerations on package design for high speed and high pin count CMOS devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Electrical characterization of packaging environment using switching noise generating vehiclePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Characterization and reduction of simultaneous switching noise for a multilayer packagePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A study of electrical performance for next generation plastic packagesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Experimental characterization of simultaneous switching noise for multichip modulesIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B, 1995
- Simultaneous switching ground noise calculation for packaged CMOS devicesIEEE Journal of Solid-State Circuits, 1991
- Computing Inductive Noise of Chip PackagesAT&T Bell Laboratories Technical Journal, 1984