Analyzing ECL's noise margin
- 1 May 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Circuits and Devices Magazine
- Vol. 10 (3) , 32-37
- https://doi.org/10.1109/101.283655
Abstract
Although CMOS technologies continue to dominate VLSI, advanced bipolar technologies are emerging as a viable alternative, thanks to improvements in circuit density and yield. These bipolar technologies are chiefly directed towards very high-speed applications, mostly in the form of emitter coupled logic (ECL) or current mode logic (CML) circuit configurations. A key advantage of the ECL/CML circuit configuration is its ability to operate reliably at low voltage swings. There is, however, a trade-off: as the voltage swing is reduced, so also is the ability of the circuit to withstand unwanted input voltage variations, i.e., noise. While the speed and power dissipation characteristics of ECL/CML have received considerable analytical and quantitative treatment in the literature, the noise margin has earned little analytical attention. In this article, the authors derive an improved expression for the static noise margin of ECL.Keywords
This publication has 11 references indexed in Scilit:
- Bipolar transistor scaling for minimum switching delay and energy dissipationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An appropriate device figure of merit for bipolar CMLIEEE Electron Device Letters, 1991
- Accurate analytical delay expressions for ECL and CML circuits and their applications to optimizing high-speed bipolar circuitsIEEE Journal of Solid-State Circuits, 1990
- Advances in bipolar VLSIProceedings of the IEEE, 1990
- DC analysis of current mode logicIEEE Circuits and Devices Magazine, 1989
- A propagation-delay expression and its application to the optimization of polysilicon emitter ECL processesIEEE Journal of Solid-State Circuits, 1988
- Worst-case static noise margin criteria for logic circuits and their mathematical equivalenceIEEE Journal of Solid-State Circuits, 1983
- Design consideration of a static memory cellIEEE Journal of Solid-State Circuits, 1983
- Devices and circuits for bipolar (V)LSIProceedings of the IEEE, 1981
- Static and dynamic noise margins of logic circuitsIEEE Journal of Solid-State Circuits, 1979