Direct synthesis of hazard-free asynchronous circuits from STGs based on lock relation and MG-decomposition approach
- 17 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 178-183
- https://doi.org/10.1109/edtc.1994.326879
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Synthesis and optimization of asynchronous controllers based on extended lock graph theoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimized synthesis of asynchronous control circuits from graph-theoretic specificationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A unified signal transition graph model for asynchronous control circuit synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- On the verification of state-coding in STGsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Automatic gate-level synthesis of speed-independent circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Self-Timed Control of Concurrent ProcessesPublished by Springer Nature ,1990