Fault-intolerance of reconfigurable systolic arrays
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 202-209
- https://doi.org/10.1109/ftcs.1990.89367
Abstract
Identification, characterization, and construction of fault patterns that are catastrophic for linear systolic arrays are discussed. It is shown that for a given link configuration in the array, it is possible to identify all PE (processing element) catastrophic fault patterns. The requirement on the minimum number of faults in a fault pattern and its spectrum (spread out) for it to be catastrophic is shown to be a function of the length of the longest bypass link available, and not of the total number of bypass links. The paper also gives bounds on the width of a catastrophic fault spectrum.<>Keywords
This publication has 8 references indexed in Scilit:
- Reconfiguration strategies in VLSI processor arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A reconfigurable VLSI array for reliability and yield enhancementPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On fault-tolerant structure, distributed fault-diagnosis, reconfiguration, and recovery of the array processorsIEEE Transactions on Computers, 1989
- A study of two approaches for reconfiguring fault-tolerant systolic arraysIEEE Transactions on Computers, 1989
- Configuration of VLSI Arrays in the Presence of DefectsJournal of the ACM, 1984
- The Diogenes Approach to Testable Fault-Tolerant Arrays of ProcessorsIEEE Transactions on Computers, 1983
- Fault-Tolerant Design for VLSI: Effect of Interconnect Requirements on Yield Improvement of VLSI DesignsIEEE Transactions on Computers, 1982
- Why systolic architectures?Computer, 1982