Scaling constraints imposed by self-heating in submicron SOI MOSFET's
- 1 March 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 42 (3) , 489-496
- https://doi.org/10.1109/16.368045
Abstract
No abstract availableKeywords
This publication has 19 references indexed in Scilit:
- Non-local modeling of impact ionization for optimal device/circuit design in fully depleted SOI CMOS technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Room temperature observation of velocity overshoot in silicon inversion layersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Rigorous thermodynamic treatment of heat generation and conduction in semiconductor device modelingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Physical origin of negative differential resistance in SOI transistorsElectronics Letters, 1989
- Short-channel effect in fully depleted SOI MOSFETsIEEE Transactions on Electron Devices, 1989
- Efficient and accurate use of the energy transport method in device simulationIEEE Transactions on Electron Devices, 1988
- Subthreshold slope of thin-film SOI MOSFET'sIEEE Electron Device Letters, 1986
- Modeling thermal effects on MOS I-V characteristicsIEEE Electron Device Letters, 1983
- Electron and hole mobilities in silicon as a function of concentration and temperatureIEEE Transactions on Electron Devices, 1982
- Negative dynamic resistance in MOS devicesIEEE Journal of Solid-State Circuits, 1978