Bridging defects resistance measurements in a CMOS process
- 1 January 1992
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10893539,p. 892
- https://doi.org/10.1109/test.1992.527915
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- A GENERIC METHOD TO DEVELOP A DEFECT MONITORING SYSTEM FOR IC PROCESSESPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Electrical properties and detection methods for CMOS IC defectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- CMOS bridging fault detectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A CMOS fault extractor for inductive fault analysisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their TestabilityIEEE Transactions on Computers, 1980
- Detection and Location of Input and Feedback Bridging Faults Among Input and Output LinesIEEE Transactions on Computers, 1980
- Undetectability of Bridging Faults and Validity of Stuck-At Fault Test SetsIEEE Transactions on Computers, 1980