Matching analysis of deposition defined 50-nm MOSFET's
- 1 January 1998
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 45 (1) , 299-306
- https://doi.org/10.1109/16.658845
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- Characterisation of sub-100 nm-MOS-transistors processed by optical lithography and a sidewall-etchback techniqueMicroelectronic Engineering, 1996
- Vertical MOS transistors with 70 nm channel lengthIEEE Transactions on Electron Devices, 1996
- A 40 nm gate length n-MOSFETIEEE Transactions on Electron Devices, 1995
- Electrical characteristics of scaled CMOSFET's with source/drain regions fabricated by 7° and 0° tilt-angle implantationsIEEE Transactions on Electron Devices, 1995
- Threshold voltage mismatch in short-channel MOStransistorsElectronics Letters, 1994
- Influence of statistical dopant fluctuations on MOS transistors with deep submicron channel lengthsMicroelectronic Engineering, 1993
- Matching properties of MOS transistorsIEEE Journal of Solid-State Circuits, 1989
- Random error effects in matched MOS capacitors and current sourcesIEEE Journal of Solid-State Circuits, 1984
- Generation of <50 nm period gratings using edge defined techniquesJournal of Vacuum Science & Technology B, 1983
- Random errors in MOS capacitorsIEEE Journal of Solid-State Circuits, 1982