A co-phase matrix to guide simultaneous multithreading simulation
- 10 June 2004
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Several commercial processors have architectures that include support for simultaneous multithreading (SMT), yet there is still not a validated methodology for estimating the performance of an SMT machine that does not rely on full program simulation. To create an efficient sampling approach for SMT we must determine how far to fast-forward each individual thread between samples. The fast-forwarding distance for each thread will vary according to execution phases, thread interactions and changes to the architectural configuration. We examine using individual program phase information to guide SMT simulation. This is accomplished by creating what we call a co-phase matrix. The co-phase matrix is populated by collecting samples of the programs' phase combinations, and is used to guide fastforwarding between samples. We show for 28 pairs of SPEC programs that using the co-phase matrix provides an average error rate of 4% while requiring that only 1% of the full simulation be performed. The methods are also validated using a variety of architectural configurations and four-threaded workloads.Keywords
This publication has 12 references indexed in Scilit:
- The impact of resource partitioning on SMT processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Memory reference reuse latency: Accelerated warmup for sampled microarchitecture simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Phase tracking and predictionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Reducing state loss for effective trace sampling of superscalar processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Basic block distribution analysis to find periodic behavior and simulation points in applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Minimal subset evaluation: rapid warm-up for simulated hardware statePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Automatically characterizing large scale program behaviorPublished by Association for Computing Machinery (ACM) ,2002
- Branch prediction, instruction-window size, and cache size: performance trade-offs and simulation techniquesIEEE Transactions on Computers, 1999
- The SimpleScalar tool set, version 2.0ACM SIGARCH Computer Architecture News, 1997
- Exploiting choicePublished by Association for Computing Machinery (ACM) ,1996