Optimum power/performance pipeline depth
- 6 May 2004
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Optimizing pipelines for power and performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The optimum pipeline depth for a microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Increasing processor performance by implementing deeper pipelinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Unified methodology for resolving power-performance tradeoffs at the microarchitectural and circuit levelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Clock rate versus IPCACM SIGARCH Computer Architecture News, 2000
- Deep submicron microprocessor design issuesIEEE Micro, 1999
- Energy dissipation in general purpose microprocessorsIEEE Journal of Solid-State Circuits, 1996
- Optimal pipeliningJournal of Parallel and Distributed Computing, 1990
- Characterization of Branch and Data Dependencies in Programs for Evaluating Pipeline PerformanceIEEE Transactions on Computers, 1987
- Optimal pipelining in supercomputersACM SIGARCH Computer Architecture News, 1986