Optimized redundancy selection based on failure-related yield model for 64-Mb DRAM and beyond

This publication has 11 references indexed in Scilit:

• A Markov chain-based yield formula for VLSI fault-tolerant chips
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
• Trends in megabit DRAM circuit design
  IEEE Journal of Solid-State Circuits, 1990
• Modeling of Integrated Circuit Defect Sensitivities
  IBM Journal of Research and Development, 1983
• Modeling redundancy in 64K to 16Mb DRAMs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1983
• Yield Model for Productivity Optimization of VLSI Memory Chips with Redundancy and Partially Good Product
  IBM Journal of Research and Development, 1980
• A fault-tolerant 64K dynamic random-access memory
  IEEE Transactions on Electron Devices, 1979
• On a composite model to the IC yield problem
  IEEE Journal of Solid-State Circuits, 1975
• A new look at yield of integrated circuits
  Proceedings of the IEEE, 1970
• Redundancy for LSI Yield Enhancement
  IEEE Journal of Solid-State Circuits, 1967
• Cost-size optima of monolithic integrated circuits
  Proceedings of the IEEE, 1964