A Markov chain-based yield formula for VLSI fault-tolerant chips

This publication has 14 references indexed in Scilit:

• On yield consideration for the design of redundant programmable logic arrays
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• Architectural yield optimization for WSI
  IEEE Transactions on Computers, 1988
• Modeling the Effect of Redundancy on Yield and Performance of VLSI Systems
  IEEE Transactions on Computers, 1987
• Yield and performance enhancement through redundancy in VLSI and WSI multiprocessor systems
  Proceedings of the IEEE, 1986
• On yield, fault distributions, and clustering of particles
  IBM Journal of Research and Development, 1986
• Comments on "Sources of failures and yield improvement for VLSI and restructurable interconnects for RVLSI and WSI: Part I—Sources of failures and yield improvement for VLSI"
  Proceedings of the IEEE, 1986
• Sources of failures and yield improvement for VLSI and restructurable interconnects for RVLSI and WSI: Part I—Sources of failures and yield improvement for VLSI
  Proceedings of the IEEE, 1984
• On Area and Yield Considerations for Fault-Tolerant VLSI Processor Arrays
  IEEE Transactions on Computers, 1984
• Fault-Tolerant Design for VLSI: Effect of Interconnect Requirements on Yield Improvement of VLSI Designs
  IEEE Transactions on Computers, 1982
• Yield Model for Productivity Optimization of VLSI Memory Chips with Redundancy and Partially Good Product
  IBM Journal of Research and Development, 1980