Architectural yield optimization for WSI
- 1 January 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 37 (1) , 88-110
- https://doi.org/10.1109/12.75138
Abstract
No abstract availableKeywords
This publication has 36 references indexed in Scilit:
- A Wafer-Scale Digital Integrator Using Restructurable VSLIIEEE Journal of Solid-State Circuits, 1985
- Fault Tolerance in Binary Tree ArchitecturesIEEE Transactions on Computers, 1984
- A network of microprocessors to execute reduction languages, part IInternational Journal of Parallel Programming, 1979
- Wafer-scale integration-a fault-tolerant procedureIEEE Journal of Solid-State Circuits, 1978
- Modification of Poisson statistics: modeling defects induced by diffusionIEEE Journal of Solid-State Circuits, 1977
- Analysis on yield of integrated circuits and a new expression for the yieldElectrical Engineering in Japan, 1972
- Comments on "A new look at yield of integrated circuits"Proceedings of the IEEE, 1971
- A new look at yield of integrated circuitsProceedings of the IEEE, 1970
- Computation of integrated-circuit yields from the distribution of slice yields for the individual devicesIEEE Transactions on Electron Devices, 1968
- Cost-size optima of monolithic integrated circuitsProceedings of the IEEE, 1964