Polysilicon gate enhancement of the random dopant induced threshold voltage fluctuations in sub-100 nm MOSFETs with ultrathin gate oxide

This publication has 25 references indexed in Scilit:

• Modeling of deep-submicrometer MOSFETs: random impurity effects, threshold voltage shifts and gate capacitance attenuation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Effects of gate depletion and boron penetration on matching of deep submicron CMOS transistors
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Channel engineering for the reduction of random-dopant-placement-induced threshold voltage fluctuation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Matching analysis of deposition defined 50-nm MOSFET's
  IEEE Transactions on Electron Devices, 1998
• CMOS scaling into the nanometer regime
  Proceedings of the IEEE, 1997
• Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's
  IEEE Transactions on Electron Devices, 1994
• Anomalous C-V characteristics of implanted poly MOS structure in n/sup +//p/sup +/ dual-gate CMOS technology
  IEEE Electron Device Letters, 1989
• Characterisation and modeling of mismatch in MOS transistors for precision analog design
  IEEE Journal of Solid-State Circuits, 1986
• Physical limits in digital electronics
  Proceedings of the IEEE, 1975
• Fundamental limitations in microelectronics—I. MOS technology
  Solid-State Electronics, 1972