The Use Of Jet-vapor Deposited Silicon Nitride For Scaled Dram Applications
- 24 August 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 193-197
- https://doi.org/10.1109/vtsa.1997.614756
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Effects of water vapor anneal on MIS devices made of nitrided gate dielectricsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Ultra-thin silicon nitride films on Si by jet vapor depositionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Extending gate dielectric scaling limit by use of nitride or oxynitridePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Electrical breakdown induced by silicon nitride roughness in thin oxide–nitride–oxide filmsJournal of Applied Physics, 1996
- Thickness scaling limitation factors of ONO interpoly dielectric for nonvolatile memory devicesIEEE Transactions on Electron Devices, 1996
- Superior low-pressure-oxidized Si3N4 films on rapid-thermal-nitrided poly-Si for high-density DRAM'sIEEE Electron Device Letters, 1995
- Superthin O/N/O stacked dielectrics formed by oxidizing thin nitrides in low pressure oxygen for high-density memory devicesIEEE Electron Device Letters, 1994
- Thin nitride films on textured polysilicon to increase multimegabit DRAM cell charge capacityIEEE Electron Device Letters, 1990