Thickness scaling limitation factors of ONO interpoly dielectric for nonvolatile memory devices

This publication has 9 references indexed in Scilit:

• A high performance CMOS process for submicron 16 Mb EPROM
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• High speed sub-halfmicron flash memory technology with simple stacked gate structure cell
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Two dimensionally inhomogeneous structure at gate electrode/gate insulator interface causing Fowler-Nordheim current deviation in nonvolatile memory
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A model for EPROM intrinsic charge loss through oxide-nitride-oxide (ONO) interpoly dielectric
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Bottom-oxide scaling for thin nitride/oxide interpoly dielectric in stacked-gate nonvolatile memory cells
  IEEE Transactions on Electron Devices, 1992
• Polyoxide thinning limitation and superior ONO interpoly dielectric for nonvolatile memory devices
  IEEE Transactions on Electron Devices, 1991
• ONO inter-poly dielectric scaling for nonvolatile memory applications
  IEEE Transactions on Electron Devices, 1991
• Flash EEPROM Cell scaling based on tunnel oxide thinning limitations
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1991
• Novel process and device technologies for submicron 4Mb CMOS EPROMs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1987