Control strategies for chip-based DFT/BIST hardware

This publication has 19 references indexed in Scilit:

• SIESTA: a multi-facet scan design system
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Minimal area merger of finite state machine controllers
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Merging multiple FSM controllers for DFT/BIST hardware
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Generating a family of testable designs using the BILBO methodology
  Journal of Electronic Testing, 1993
• A unified approach to input-output encoding for FSM state assignment
  Published by Association for Computing Machinery (ACM) ,1991
• Designing and implementing an architecture with boundary scan
  IEEE Design & Test of Computers, 1990
• NOVA: state assignment of finite state machines for optimal two-level logic implementation
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
• Multiple-Valued Minimization for PLA Optimization
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Optimal State Assignment for Finite State Machines
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
• Logic Minimization Algorithms for VLSI Synthesis
  Published by Springer Nature ,1984