High-performance VLSI multiplier with a new redundant binary coding
- 1 October 1991
- journal article
- Published by Springer Nature in Journal of Signal Processing Systems
- Vol. 3 (4) , 283-291
- https://doi.org/10.1007/bf00936901
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Design of a high-speed arithmetic datapathPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Generation of high speed CMOS multiplier-accumulatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 33 Mflops Floating Point Processor Using Redundant Binary RepresentationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- Design of high speed MOS multiplier and divider using redundant binary representationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- A high-speed multiplier using a redundant binary adder treeIEEE Journal of Solid-State Circuits, 1987
- High-Speed VLSI Multiplication Algorithm with a Redundant Binary Addition TreeIEEE Transactions on Computers, 1985
- Logical design of a redundant binary adderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978
- A Suggestion for a Fast MultiplierIEEE Transactions on Electronic Computers, 1964
- Signed-Digit Numbe Representations for Fast Parallel ArithmeticIEEE Transactions on Electronic Computers, 1961