The effect of silicon gate microstructure and gate oxide process on threshold voltage instabilities in p/sup +/-gate p-channel MOSFETs with fluorine incorporation

This publication has 8 references indexed in Scilit:

• Fluorine diffusion on a polysilicon grain boundary network in relation to boron penetration from P/sup +/ gates
  IEEE Electron Device Letters, 1992
• A comprehensive study on p/sup +/ polysilicon-gate MOSFET's instability with fluorine incorporation
  IEEE Transactions on Electron Devices, 1990
• A physical model for boron penetration through thin gate oxides from p/sup +/ polysilicon gates
  IEEE Electron Device Letters, 1990
• The effects of boron penetration on p/sup +/ polysilicon gated PMOS devices
  IEEE Transactions on Electron Devices, 1990
• The effect of fluorine in silicon dioxide gate dielectrics
  IEEE Transactions on Electron Devices, 1989
• Hot-electron hardened Si-gate MOSFET utilizing F implantation
  IEEE Electron Device Letters, 1989
• Ambient and dopant effects on boron diffusion in oxides
  Applied Physics Letters, 1986
• Design tradeoffs between surface and buried-channel FET's
  IEEE Transactions on Electron Devices, 1985