Effect of device and interconnect scaling on the performance and noise of packaged CMOS devices

This publication has 9 references indexed in Scilit:

• Negative feedback influence on simultaneous switching CMOS outputs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Characteristics of Coupled Buried Microstrip Lines by Modeling and Simulation
  IEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1987
• Generalized scaling theory and its application to a ¼ micrometer MOSFET design
  IEEE Transactions on Electron Devices, 1984
• Al/Poly Si specific contact resistivity
  IEEE Electron Device Letters, 1983
• MOS Device and technology constraints in VLSI
  IEEE Transactions on Electron Devices, 1982
• Effect of scaling of interconnections on the time delay of VLSI circuits
  IEEE Transactions on Electron Devices, 1982
• The impact of scaling laws on the choice of n-channel or p-channel for MOS VLSI
  IEEE Electron Device Letters, 1980
• High density CMOS processing for a 16K-bit RAM
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1979
• Properties of Microstrip Line on Si-SiO/sub 2/ System
  IEEE Transactions on Microwave Theory and Techniques, 1971