On the over-specification problem in sequential ATPG algorithms
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 12 (10) , 1599-1604
- https://doi.org/10.1109/43.256935
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- COMPACTEST: A METHOD TO GENERATE COMPACT TEST SETS FOR COMBINATIONAL CIRCUITSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Efficient generation of test patterns using Boolean differencePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Test generation for synchronous sequential circuits using multiple observation timesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On removing redundancy in sequential circuitsPublished by Association for Computing Machinery (ACM) ,1991
- A partial scan method for sequential circuits with feedbackIEEE Transactions on Computers, 1990
- Logic Minimization Algorithms for VLSI SynthesisPublished by Springer Nature ,1984
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981
- On Redundancy and Fault Detection in Sequential CircuitsIEEE Transactions on Computers, 1979
- EBT: A Comprehensive Test Generation Technique for Highly Sequential CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978