Design of robustly testable combinational logic circuits
- 1 January 1991
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 10 (8) , 1036-1048
- https://doi.org/10.1109/43.85740
Abstract
It is known that circuit delays and timing skews in input vector changes influence choice of tests to detect delay faults. Tests for stuck-open faults in CMOS logic circuits can also be invalidated by circuit delays and timing skews in input vector changes. Tests that detect modeled faults independent of the delays in the circuit under test are called robust tests. In this paper we propose an integrated approach to the design of combinational logic circuits in which all path delay faults and multiple line stuck-at, transistor stuck-open faults are detectable by robust tests. We also demonstrate that the proposed method guarantees the design of CMOS logic circuits in which all path delay faults are locatable.This publication has 12 references indexed in Scilit:
- On the design of path delay fault testable combinational circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Multiple stuck-open fault detection in CMOS logic circuitsIEEE Transactions on Computers, 1988
- Random pattern testability of delay faultsIEEE Transactions on Computers, 1988
- Fault Detection and Design For Testability of CMOS Logic CircuitsPublished by Springer Nature ,1988
- Testable Realizations for FET Stuck-Open Faults in CMOS Combinational Logic CircuitsIEEE Transactions on Computers, 1986
- Design of Testable CMOS Logic Circuits Under Arbitrary DelaysIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Logic Minimization Algorithms for VLSI SynthesisPublished by Springer Nature ,1984
- Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their TestabilityIEEE Transactions on Computers, 1980
- Fault Modeling and Logic Simulation of CMOS and MOS Integrated CircuitsBell System Technical Journal, 1978
- Easily Testable Realizations ror Logic FunctionsIEEE Transactions on Computers, 1972