E-PROOFS: A CMOS bridging fault simulator
- 1 January 1992
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The problem of bridging fault simulation under the conventional voltage testing environment is considered. A method to provide electrical-level simulation accuracy, without paying the associated performance penalties, is proposed. A three-level simulation model is used, balancing the tradeoffs among gate-level, switch-level, and electrical-level simulation. Large memory overheads are avoided by localizing the fault, and by performing electrical-level simulation only in the area around the fault. This approach is sufficiently flexible to model feedback faults, BiCMOS circuits, stuck-open faults, and any fault that can be described with a circuit netlist. Tests were run on several ISCAS combinational and sequential benchmark circuits, using realistic cells and transistor parameters; results show that accurate simulations can be performed in reasonable time.<>Keywords
This publication has 8 references indexed in Scilit:
- A switch-level matrix approach to transistor-level fault simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Mixed-mode incremental simulation and concurrent fault simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CMOS bridging fault detectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- FOCUS: an experimental environment for fault sensitivity analysisIEEE Transactions on Computers, 1992
- PROOFS: a fast, memory-efficient sequential circuit fault simulatorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Simulation techniques for mixed analog/digital circuitsIEEE Journal of Solid-State Circuits, 1990
- Limitations of switch level analysis for bridging faultsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- A Practical Approach to Fault Simulation and Test Generation for Bridging FaultsIEEE Transactions on Computers, 1985