An all-implanted, self-aligned, GaAs JFET with a nonalloyed W/p/sup +/-GaAs ohmic gate contact

This publication has 10 references indexed in Scilit:

• An all implanted self-aligned enhancement mode n-JFET with Zn gates for GaAs digital applications
  IEEE Electron Device Letters, 1994
• Low-power performance of 0.5- mu m JFET for low-cost MMIC's in personal communications
  IEEE Electron Device Letters, 1993
• High-performance self-aligned p/sup +//n GaAs epitaxial JFET's incorporating AlGaAs etch-stop layer
  IEEE Transactions on Electron Devices, 1990
• High-speed DCFL circuits with very shallow junction GaAs JFETs
  IEEE Transactions on Electron Devices, 1989
• Be+/P+ and Be+/As+ dual implantations into AlxGa1−xAs
  Applied Physics Letters, 1988
• Extremely high hole concentration in GaAs by dual Mg/As implants
  Journal of Applied Physics, 1988
• Collector-top GaAs/AlGaAs heterojunction bipolar transistors for high-speed digital ICs
  Electronics Letters, 1986
• Fully ion implanted planar GaAs E-JFET process
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1979
• Femtojoule high speed planar GaAs E-JFET logic
  IEEE Transactions on Electron Devices, 1978
• Increasing the effective height of a Schottky barrier using low-energy ion implantation
  Applied Physics Letters, 1974