Partial reset: An inexpensive design for testability approach
- 30 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 151-155
- https://doi.org/10.1109/edac.1993.386484
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Circular BIST with partial scanPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A fault oriented partial scan design approachPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On determining scan flip-flops in partial-scan designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Functional test generation for finite state machinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Initializability consideration in sequential machine synthesisIEEE Transactions on Computers, 1992
- CRIS: A test cultivation program for sequential VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- A partial scan method for sequential circuits with feedbackIEEE Transactions on Computers, 1990
- Modeling and Testing for Timing Faults in Synchronous Sequential CircuitsIEEE Design & Test of Computers, 1984
- Controllability/observability analysis of digital circuitsIEEE Transactions on Circuits and Systems, 1979